

DECEMBER 1979-REVISED MAY 1982

- Organization . . . 2048 X 8
- Single + 5 V Power Supply
- Pin Compatible with Existing ROMs and EPROMs (16K, 32K, and 64K)
- JEDEC Standard Pinout
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time
 - TMS 2516-25 . . . 250 ns
 - TMS 2516-35 . . . 350 ns
 - TMS 2516-45 . . . 450 ns
- 8-Bit Output for Use in Microprocessor-Based Systems
- N-Channel Silicon-Gate Technology
- 3-State Output Buffers
- Low Power
 - Active . . . 285 mW Typical
 - Standby . . . 50 mW Typical
- Guaranteed DC Noise Immunity with Standard TTL Loads
- No Pull-Up Resistors Required



24-PIN CERPAK

DUAL-IN-LINE PACKAGE



PIN NOMENCLATURE									
A(N)	Address inputs								
cs	Chip Select								
PD/PGM	Power Down/Program								
Q(N)	Input/Output								
vcc	+5 V Power Supply								
VPP	+25 V Power Supply								
V _{SS}	0 V Ground								

description

582

The TMS 2516 series are 16,384-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using N-channel silicon-gate technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS 2516 is plug-in compatible with the TMS 4016 16K static RAM. It is offered in a dual-in-line cerpak package (JL suffix) rated for operation from 0 °C to 70°C.

Since these EPROMs operate from a single +5 V supply (in the read mode), they are ideal for use in microprocessor systems. One other (+25 V) supply is needed for programming but all programming signals are TTL level, requiring a single 50-ms pulse. For programming outside of the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits is 100 seconds.

operation

FUNCTION	MODE										
(PINS)	Read	Output Disable	Power Down	Start Programming	Inhibit Programming	Program Verification					
PD/PGM (18)	VIL	Don't Care	VIH	Pulsed V _{IL} to V _{IH}	VIL	VIL					
CS (20)	VIL	VIH	Don't Care	VIH	VIH	VIL					
V _{PP} (21)	+5 V	+5 V	+5 V	+25 V	+25 V	+25 V (or +5 V)					
V _{CC} (24)	+5 V	+5 V	+5 V	+5 V	+5 V	+5 V					
Q (9 to 11, 13 to 17)	Q	HI-Z	HI-Z	D	HI-Z	Q					

read/output disable

When the outputs of two or more TMS 2516's are connected to the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. The device whose output is to be read should have a low-level TTL signal applied to the $\overline{\text{CS}}$ and PD/PGM pins. All other devices in the circuit should have their outputs disabled by applying high-level signals to these same pins. PD/PGM can be left low, but it may be advantageous to power down the device during output disable. Output data is accessed at pins Q1 through Q8. On the TMS 2516-45 data can be accessed in 450 ns and access time from $\overline{\text{CS}}$ is 150 ns. On the TMS 2516-35 and TMS 2516-25 data can be accessed in 350 and 250 (respectively) and access time from $\overline{\text{CS}}$ is 120 ns. These accesses times assume that the addresses are stable.

power down

Active power dissipation can be cut by 80% by applying a high TTL signal to the PD/PGM pin. In this mode all outputs are in a high-impedance state.

erasure

138

Before programming, the TMS 2516 is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light having a wavelength of 253.7 nm (2537 angstroms). The recommended minimum exposure dose (UV intensity times exposure time) is fifteen watt-seconds per square centimeter. Thus, a typical 12-milliwatt per-square-centimeter, filterless UV lamp will erase the device in a minimum of 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the "1" state (assuming a high-level output corresponds to logic "1").

start programming

After erasure (all bits in logic "1" state), logic "0's" are programmed into the desired locations. A "0" can be erased only by ultraviolet light. The programming mode is achieved when Vpp is 25 V and $\overline{\text{CS}}$ is at V_{IH}. Data is presented in parallel (8 bits) on pins Q1 through Q8. Once addresses and data are stable, a 50-millisecond TTL high-level pulse should be applied to the PGM pin at each address location to be programmed. Maximum pulse width is 55 milliseconds. Locations can be programmed in any order. Several TMS 2516's can be programmed simultaneously when the devices are connected in parallel.


inhibit programming

When two or more devices are connected in parallel, data can be programmed into all devices or only chosen devices. TMS 2516's not intended to be programmed (i.e., inhibited) should have a low level applied to the PD/PGM pin and a high-level applied to the CS pin

program verification

A verification is done to see if the device was programmed correctly. A verification can be done at any time. It can be done on each location immediately after that location is programmed. To do a verification, Vpp may be kept at +25 V.

logic symbol[†]



[†] This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

Supply voltage, VCC (see Note 1)	٧
Supply voltage, Vpp (see Note 1)	V
All input voltages (see Note 1)	V
Output voltage (operating with respect to VSS)	V
Operating free-air temperature range 0° C to 70 $^{\circ}$ C	С
Storage temperature range	С

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, VSS (substrate).

^{*} Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

PARAMETER	TMS 2516-25		TMS 2516-35			TN	UNIT			
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V _{CC} (see Note 2)	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	V
Supply voltage, Vpp (see Note 3)		VCC			VCC			VCC		l ·
Supply voltage, VSS		0			0			• • • • •		l v
High-level input voltage, VIH	2		V _{CC} +1	2	1	/cc+1	2		√CC + 1	V
Low-level input voltage, VIL	-0.1		0.8	-0.1		0.8	-0.1		0.8	l v
Read cycle time, t _{C(rd)}	250			350			450			ns
Operating free-air temperature, TA	0		70	0		70	0		70	°C

140

- NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when $V_{\mbox{\footnotesize{PP}}}$ or $V_{\mbox{\footnotesize{CC}}}$ is applied.
 - 3. Vpp can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + lpp. During programming, Vpp must be maintained at 25 V (± 1V).

electrical characteristics over full ranges of recommended operating conditions

PARAMETER		TEST CONDITIONS		TYP [†]	MAX	UNIT
Voн	High-level output voltage*	I _{OH} = -400 μA	2.4			V
VoL	Low-level output voltage*	I _{OL} = 2.1 mA			0.45	l v
П	Input current (leakage)	$V_{ } = 0 \text{ V to } 5.25 \text{ V}$			10	μА
10	Output current (leakage)	V _O = 0.4 V to 5.25 V	†		10	μA
IPP1	Vpp supply current	V _{PP} = 5.25 V, PD/PGM = V _{II}			6	mA
I _{PP2}	Vpp supply current (during program pulse)	PD/PGM = VIH			30	mA
ICC1	VCC supply current (standby)	PD/PGM = VIH		10	25	mA
I _{CC2}	(active)	CS = PD/PGM = V _{IL}		57	100	mA

 $^{^{\}dagger}$ Typical values are at T_A = 25 °C and nominal voltage.

capacitance over recommended supply voltage and operating free-air temperature ranges, f = 1 MHz*

F	PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT
Ci	Input capacitance	V _I = 0 V, f = 1 MHz	4	6	pF
co	Output capacitance	V _O = 0 V, f = 1 MHz	8	12	pF

 $^{^{\}dagger}$ All typical values are $T_A = 25^{\circ}$ C and nominal voltage

^{*} All AC and DC measurements are made at 10% and 90% points with a 50% pattern.

^{*}Capacitive measurements are made on sample basis only

switching characteristics over full ranges of recommended operating conditions (see Note 4)

	PARAMETER	TEST CONDITIONS	TMS 251	6-25	TMS 251	6-35	TMS 251	UNIT	
	FANAMETEN	(SEE NOTES 4 AND 5)	MIN TYP†	MAX	MIN TYP†	MAX	MIN TYP†	MAX	CIVIT
t _{a(A)}	Access time from address		230	250	250	350	280	450	ns
ta(CS)	Access time from chip select			120		120		150	ns
ta(PR)	Access time from PD/PGM		230	250	250	350	280	450	ns
t _{v(A)}	Output data valid after address change	C _L = 100 pF, 1 Series 74 TTL load, t _r ≼20 ns, t _f ≼20 ns	0		0		0		ns
t _{dis} (CS)	Output disable time from chip select during read only [‡]		0	100	0	100	0	100	ns
^t dis(CS)	Output disable time from chip select during program and program verify [‡]			120		120		120	ns
^t dis(PR)	Output disable time from PD/PGM [‡]		0	100	0	100		100	ns

 $^{^{\}dagger}$ All typical values are at $T_{A} = 25 \, ^{\circ}\text{C}$ and nominal voltages.

recommended timing requirements for programming T_A = 25 °C (see Note 4)

	PARAMETER	MIN	TYP [†]	MAX	UNIT
tw(PR)	Pulse width, program pulse	45	50	55	ms
t _{r(PR)}	Rise time, program pulse	5			ns
tf(PR)	Fall time, program pulse	5			ns
t _{su} (A)	Address setup time	2			μs
t _{su} (CS)	Chip-select setup time	2			μs
t _{su} (D)	Data setup time	2			μs
t _{su} (VPP)	Setup time from Vpp	0			ns
^t h(A)	Address hold time	2			μs
th(CS)	Chip-select hold time	2			μs
th(D)	Data hold time	2			μs

[†]Typical values are at nominal voltages.

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.65 V to 2.2 V and Vpp = 25 V ± 1 V during programming. All AC and DC measurements are made at 10% and 90% points with a 50% pattern.

5. Common test conditions apply for tdis except during programming. For ta(A), ta(CS), and tdis, PD/PGM = \overline{CS} = V_{1L}.

PARAMETER MEASUREMENT INFORMATION






FIGURE 1 - TYPICAL OUTPUT LOAD CIRCUIT

[‡] Value calculated from 0.5 volt delta to measured output level.




standby mode




NOTE: $\overline{\text{CS}}$ must be in low state during Active Mode, "Don't Care" otherwise.

All timing reference points in this data sheet (inputs and outputs) are 90% points.


 $^{{}^{\}dagger}t_{a}(PR)$ referenced to PD/PGM or the address, whichever occurs last.



typical device characteristics (read mode)



TMS 2516-45 TMS 2516-35 TMS 2516-25 ACCESS TIME



582